Domain specific languages (DSLs) offer an attractive path to program large-scale, heterogeneous parallel computers since application developers can leverage high-level annotations defined by DSLs to efficiently express algorithms without being distracted by low-level hardware details. However, performance of DSL programs heavily relies on how well a DSL implementation, including compilers and runtime systems, can exploit knowledge across multiple layers of software/hardware environments for optimizations. The knowledge ranges from domain assumptions, high-level DSL semantics, to low-level hardware features. Traditionally, such knowledge is either implicitly assumed or represented using ad-hoc approaches, including narrative text, source-level annotations, or customized software and hardware specifications in high performance computing (HPC). The lack of a formal, uniform, extensible, reusable and scalable knowledge management approach is becoming a major obstacle to efficient DSLs implementations targeting fast-changing parallel architectures.
INTRODUCTION
Domain-specific languages (DSLs) [30] offer an attractive path to program large-scale, heterogeneous parallel computers since application developers can leverage a set of high-level notations and abstractions defined by DSLs to efficiently express high-level algorithms, without being distracted by low-level, fast-changing hardware details. The performance of DSL programs heavily relies on how well a DSL implementation can leverage a wide range of knowledge from multiple layers of the DSL software/hardware stack to enable optimizations. Example knowledge includes domain assumptions, high-level DSL semantics, low-level hardware features, and so on. High-level DSL semantics are often lost during DSL lowering (a compiler process of converting a DSL program to lower level representations) and extremely difficult or even impossible for a compiler to recover. For example, a DSL may define a high-level array abstraction which has the non-aliasing and non-overlapping semantics. Its implementation may choose to lower the array abstraction to a low-level C pointer type. It is very difficult for classic compiler analysis to figure out a pointer's aliasing and overlapping properties, which prevents a wide range of optimizations. Many other semantics are even more intractable for compilers to discover. For instance, a DSL data container storing objects may have the semantics of unique and sorted. No compiler analysis can detect such properties if the stored objects are not known at compile time.
Currently, a range of informal, ad-hoc methods are used to communicate semantics of an application domain and details of a machine architecture with compilers and runtime systems, including customized semantics specification files [14] , memory specification language [6] , and so on. These methods are not uniform, reusable and scalable. Formally, some studies used ontology [26] , a formal domain knowledge specification based on description logic [3] , to conduct domain analysis and language grammar design [27, 5] . However, these studies did not target high performance computing.
They also did not leverage ontology in DSL compiler implementations. As a result, there is still an urgent need for using a formal and holistic knowledge management approach for enhancing DSL implementations in high performance computing (HPC).
In this paper, we present a novel ontology-based approach to enhance DSL implementations tailored for HPC. We use modern ontology-based knowledge engineering techniques to formally and systematically capture, store, and utilize multiple layers of knowledge which is essential for effective DSL implementations. Both domain-specific semantics and HPC hardware features are explicitly represented by using the standard Web Ontology Language (OWL) [18] , one of the most popular ontology languages. We also define a compilation framework interacting with an ontology-based knowledge base. Preliminary results using stencil computation show that our new ontology-driven DSL implementation paradigm can dramatically improve reusable domain knowledge accumulation and effectively guide code generation and optimizations.
METHODOLOGY
In this section, we give an overview of our ontology-driven DSL implementation paradigm. We then give detailed descriptions of key techniques, challenges and solutions of our approach.
Overview
As shown in Figure 1 , our approach focuses on how to formally and systematically represent and utilize a range of domain knowledge which is relevant to enhance HPC DSL implementations. Our fundamental motivation is to apply modern ontology-based knowledge engineering techniques in the field of high performance computing in order to enable more optimizations.
The central component of our approach is an ontologybased knowledge base storing information representing common sense concepts (referred to as upper ontology), application domains (e.g. stencil computation), programs (e.g. DSL programs), libraries, hardware architectures, and so on. Through end-user tools and programmable APIs, the knowledge base can interact with human users (e.g. domain experts, DSL developers, programmers, architects) and software agents (e.g. compilers and runtime systems) to acquire knowledge and answer queries. Storing information across different domains of a DSL enables opportunities of bridging semantics gaps, i.e. communicating high-level domain semantics with low-level implementations so the compiler and runtime can better analyze and optimize DSL programs for a target hardware platform.
Ontology-Based Knowledge Base
It is a challenging task to manage the diverse knowledge needed for supporting DSL implementations targeting fast changing high performance computing architectures. The techniques used must be intuitive, flexible, scalable, userfriendly, efficient and mature. We choose an ontology-based knowledge base to store and utilize knowledge required for HPC DSLs.
Ontology-based knowledge bases have been gaining increasing popularity in multiple fields, including biology [2] , ambient intelligence [24] , and robotics [28] , partially driven by the maturing ecosystem of semantic web movement led OWL has different kinds of syntax for different purposes. We use a concise form, functional syntax, in this paper. As shown in Table 1 , OWL, as a description logic language, is equipped with a formal (i.e. machine readable) semantics: a precise specification of the meaning of OWL ontologies. The Figure 3 shows a concrete example of using OWL 2's functional syntax to describe a family ontology. OWL requires that each entity in the ontology must have a unique stringbased id, or internationalized resource identifier (IRI), in order to unambiguously refer to concepts, relations, and individuals. IRIs are defined in different namespaces to avoid name collision. A namespace can have a short alias called prefix. Our choice of using OWL for representing DSL knowledge has several prominent benefits, including 1) leveraging existing knowledge engineering methodologies [8] and tools [11] to allow people of different backgrounds to collaboratively make domain knowledge explicit, 2) providing a common taxonomy and vocabulary to enable knowledge interoperability among multiple sources including human users and software agents, 3) providing knowledge reuse since the ontology provides a persistent knowledge base with standard formats with query and update interfaces [33, 12] , 4) facilitating knowledge validation and generation using logic programming connected with reasoning/inference engines such as FaCT++ [29] and SWI-Prolog [34] .
A knowledge base to support HPC DSL implementations must be comprehensive enough to cover sufficient information while efficient enough to handle updates and queries. We use a modular design to organize knowledge into different modules based on their layers in the DSL software/hardware stack. This design allows on-demand loading of relevant knowledge modules to effeciently serve a purpose. Stale information about hardware can also easily be discarded.
Generating high quality knowledge is another challenge considering the large scope to be covered in our paradigm. We use a hybrid approach combining both manual and automated processes to generate the contents of the knowledge base. The manual process invovles a team of people from different disciplines, including domain experts, DSL designers, programmers, and architects. Fundamental concepts and relations for different domains are established by the team. Instances are mostly automatically generated by tools (e.g. a compiler-based tool converting an input program into OWL instances). In addition, some existing ontologies [17, 28] already model some portion of the knowledge we are interested in. We simply directly import them into our knowledge base or cherry-pick relevant entities.
Compiler and Runtime Interface
The interface of an ontology-based knowledge base is essential for allowing interactions with DSL compilers, runtime systems, and tools, in order to bridge the semantics gap in DSL implementations. We discuss requirements, challenges, and solutions to enable productive, flexible and portable interactions.
The main requirement for the knowledge base's interface is that it must support bidirectional interaction, i.e. software agents not only passively query the knowledge base for information, but also actively update the knowledge base with new knowledge. The reason is that significant pieces of HPC knowledge are indeed not prior knowledge, but highly dependent on a particular execution instance of a program running on a given environment. Therefore, it is impossible to prepare a static, prebuilt, all-you-need knowledge base for HPC. In addition, the interface should also be fast and easy to deploy in HPC environments.
To meet the main requirement, we use SWI-Prolog [34] as the main interface between the knowledge base and DSL implementations. SWI-Prolog provides a semantic web library which can load OWL ontologies into memory and represent them as logic terms (predicates). Standard Prolog queries can be written to query and update the knowledge base. Moreover, SWI-Prolog has excellent language interoperability. It can work as a host language loading foreign C/C++ libraries. It can also be embedded in existing C and C++ programs to serve as a logical engine. These features allow the knowledge base to be dynamically connected to compilers and runtime systems written in general-purpose languages such as C and C++.
While Prolog provides powerful querying and reasoning capabilities to interact with an ontology knowledge base, some HPC environments may not able to provide Prolog for various reasons. Even if Prolog is provided, some simple and frequent queries do not need logic programming with unnecessary overhead caused by language interoperability.
To alleviate these problems, we developed a light weight ontology parser and query library written in C++ to allow software agents to parse and query OWL files using familiar and convenient C++ function calls. Example C++ function calls include those loading OWL files, retrieving the number of CPUs for a machine, obtaining memory features of a GPUs and so on.
Additional support in the compilers and runtime systems is needed to help bridge the semantics gap in DSL implementations. Proper connections must be established between domain concepts, DSLs, and low-level host languages so knowl-
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EVALUATION
In this section, we use a stencil DSL as an example to evaluate our ontology-based knowledge base used to enhance DSL implementations.
Stencil computation is widely used in many scientific applications for partial differential equations, finite element and finite difference methods. The computation often follows a regular pattern using nested loops to update points in a discretized space. A common stencil pattern references surrounding points in a 2D or 3D grid to update a center point.
Stencil DSL: Shift Calculus
AMR Shift Calculus [9] is a light-weight embedded DSL that provides a generalized abstraction to express stencil computation. This DSL relies on C++ as its host language and additionally leverages the Chombo library [7] , a library suite for partial differential equations, to describe the spacial discretization. We use an example (shown in Fig. 4 ) for a two-dimensional 5-point stencil (a center point with four neighbors) to describe the DSL's syntax and semantics. The description about the AMR Shift Calculus is split into two parts: one presents the description for the spacial discretization and the other introduces the formation of the stencil.
The discretization of space is given as (i0, ..., iD) = i ∈ Z D . The Shift Calculus DSL uses a C++ class P oint to represent the points in the rectangular lattice Z D . The Shift Calculus DSL uses the C++ class Box from the Chombo library to represent a rectangular region in Z D . A Box is defined by specifying the Points defining its low and high corners. An Fig. 4 contains data for a N 2 two dimensional Box, the Asrc will contain a larger memory size for a (N + 2)
2 Box after its growth. The Shift Calculus DSL also describes the formation of a stencil. Two C++ template classes, Shif t and Stencil, are provided to describe the stencil used in the computation. The Shif t class has a data member with type of class P oint. A default constructor sets a Shif t object that has an origin point in the multidimensional coordinates (represented as (0,0) in a 2D coordinate, or (0,0,0) in 3D.). In Fig. 4 , an array of Shif t at line 15 stores the unit vectors in all directions in space. We refer to this array as Shif tV ector in this paper. The unit vectors are (1,0) and (0,1) in 2-dimensional coordinates. A special operator ∧ is designed as a arithmetic operator for the Shif t class. The coordinate values of a P oint in all directions will be multiplied to the Shif t objects stored in the Shif tV ector. Its defintion in C++ is in the following code snippet: Figure 5 : generated sequential C++ output for Laplacian example all the coefficients and neighboring points (represented by the coordinates of a point using the class P oint discussed earlier), and other parameters for adaptive mesh refinement (AMR). Arithmetic operators, such as +, * , +=, are applicable to form the stencil shape in a Stencil object. A Stencil object, laplace, at line 16 in Fig. 4 is initialized to contain the origin point with a coefficient CO associated with it. Line 18 to line 23 shows a loop that adds the adjacent neighboring points in every direction to the origin point into the laplace object. A fixed coefficient, ident, is applied to all these neighboring points. The final step (shown at line 25) is to apply the defined stencil to the source and target data containers to execute the computation.
We built a Shift Calculus DSL compiler based on the ROSE source-to-source compiler framework [22] . The compiler takes the source code written in the DSL and generates the source codes in C++. A vendor compiler, such as GCC or the Intel compiler, is then used to generate the final executable for a platform. Fig. 5 shows the sequential C++ output code generated from the example in Fig. 4 . The generated code is not friendly to further optimizations. The reason is that the semantics of member function RectMDArray<>::getPointer() are not known to a compiler so the returned pointer (subsequently the assigned sourceDataPointer and destinationDataPointer ) will be assumed to be able to point to any memory location. For example, dependency analysis will conservatively report that the two pointers may alias to each other and parallelization of the loop nests will not be activated.
Ontology for Stencil Computation
To represent and utilize semantics in DSL implementations, we use ontology to model key concepts and relations related to stencil computation. As a preliminary evaluation, we focus on a limited set of domains, including the Shift Calculus DSL, host language programs, and libraries. Hardware is also modeled to facilitate optimizations requiring hardware details. Figure 6 shows high-level concepts of the stencil computation ontology.
The DSL domain captures concepts and relations implic- The host program domain contains C++ program concepts and relations. Some top level concepts include Expression, Statement, Variable, Type and so on. Relations include direct source level connections among language constructs, such as hasType, hasBody, hasScope, hasName, hasValue, and so on. Many more interesting program construct relations, including call and calledBy for function call relation, alias for variable aliasing, overlap for variables with overlapped memory storage, access (along with its subproperties read and write) for side effects of language constructs, and dependence (with sub-properties for true, anti, and output dependencies) for dependence relations. For a function with a returned type, we introduce the concept of returnedVariable, which is unique for each function and related to the function via a returnedBy relation. Semantics (such as aliasing) of the returned variable can then be conveniently described.
One implementation detail is each entity in the OWL ontology must have a unique id, or internationalized resource identifier (IRI) to allow unambiguous references. IRIs are defined in different namespaces to avoid name collision. We use the following choices when creating IRIs for the entities.
• All entities are organized under a namespace http://www.semanticweb.org/stencilComputation# .
• Fundamental classes and properties are denoted by their standard or most commonly used names. For example, ForStatement is used to indicate the for loops. Alternative popular names are also added.
• Individuals representing source code constructs use their source code location information to form IRIs. For example, a for loop located between a start position (line 27 column 1) and an end position (line 39 column 50) in a source file is denoted as /path/file.c:27-1:39-50.
• Named language entities use qualified names as their IRS. For example, a class defined in a library is specified as MyLibrary::FirstClass.
With all these concepts and relations defined in multiple layers, the stencil computation ontology can act as a knowledge base storing a rich set of semantics which are essential to DSL optimization. For example, two aliasing variables can be expressed as ObjectPropertyAssertion (:alias :var1 :var2).
Compiler Implementation With Ontology
We enhanced the original Shift Calculus DSL compiler to interact with the ontology-based knowledge base to store and retrieve software and hardware information relevant to optimizations. Figure 7 shows the internals of the enhanced DSL compiler and some supporting components. One obvious addition is a knowledge generator, which traverses the abstract syntax tree (AST) generated from an input DSL program and generates instances of classes and relations. The generated knowledge is stored in the knowledge base, through SWI-Prolog's semantic web library interface. The generator may be invoked multiple times as needed during the DSL lowering process to generate knowledge tied to different levels of the AST. The generator also helps propagate some semantics in the AST. For example, the returnedVariable instance of a function call will be related to a left hand variable via a SameIndividual relation in a statement like a = function();. As a result, the semantics associated with the returned value of a function are propagated to the left hand object accepting the returned object in a Prolog query.
Other components are also free to update the knowledge base when necessary. For example, we have improved ROSE to provide a set of API functions to support transformation tracking. The DSL transformation (or lowering) phase calls these API functions to explicitly store mapping information between input and output program constructs of essential transformation steps. The transformation tracking API automatically updates the knowledge base with subClassOf(:low-level-entity :high-level-entity) to connect these entities so queries on low-level entities can return semantics associated with high-level entities.
An integrated development environment for OWL, Protege, is included in order to enable interactions between the knowledge base and human users. The knowledge base can be manually updated for additional domain knowledge. ROSE has a module conducting automatic parallelization (referred to as AutoPar [14] ) by inserting OpenMP directives into sequential codes. AutoPar is a semantic-aware parallelizer since it can leverage ROSE's high-level AST to recognize high-level abstractions and exploit their semantics for automatic parallelization. Previously, a customized semantics-specification file was designed to store the list of abstractions and their semantics. The compiler has a special parser to read the file and later use the information to help parallelization. In this paper, we extended AutoPar to additionally query the ontology-based knowledge base via Prolog Semantic Web library. Using liveness analysis, AutoPar was also extended to insert accelerator directives (omp target device(..) map(..)) introduced in OpenMP 4.0. For example, if an array typed variable which is only live-in at the entrance (and not live-out at the exit) of a parallel loop offloaded to an accelerators should have a map type of to.
Internally, AutoPar uses a dependence elimination algorithm to tell if a loop can be parallelized or not. A conservative dependency analysis first generates all potential dependence relations associated with a loop. A set of rules are then used to eliminate these dependencies. One example rule is that if a dependence is caused by a reduction variable (obtained by a separate reduction recognition analysis), the dependence can be eliminated. Another example is that, if a dependency reported by the dependence analysis is caused by two pointers and later the two pointers are found to be not aliasing or overlapping each other (obtained via highlevel semantics stored in the knowledge base), it can also be eliminated. The loop can be parallelized if there is no dependencies left in the end.
ROSE also has a polyhedral optimizer, named PolyOpt, to perform sophisticated loop transformation and nested parallelization. Previously, PolyOpt took optimization parameters from user command lines to check the eligibility to perform transformations and then execute the transformation. Many of the optimization parameters are related to hardware-specific information, such as cache line size and cache memory hierarchy. PolyOpt is extended to query the ontology-based knowledge base for hardware features of a target platform.
Preliminary Results
We present a preliminary study to show the effectiveness of our work. The study takes an input code written in Shift Calculus DSL that applies a Laplacian operator and performs computation on a 7-point stencil (shown in Figure 4 ). The size of the source Box in this example is set to 512. Our DSL compiler generates the following four output variants:
• a sequential C++ output code without any optimization,
• a parallel C++ output code with classic OpenMP parallel loop directives.
• a tiled and parallelized output code generated from the polyhedral transformation with OpenMP directives inserted.
• a parallel output code with OpenMP 4.0 accelerator directives inserted. The code is further translated into CUDA code by ROSE's OpenMP accelerator implementation [15] . Table 2 . It is clear that with additional software and hardware information, the ShiftCalculus DSL compiler can enable more optimizations which often leads to better performance. The only exception is the CUDA version when data transferring overhead is counted.
RELATED WORK
Ontology techniques have been used to accumulate and share knowledge in different domains. Prominent manually created ontologies include Cyc [17] and SUMO [20] , which are aimed at specifying general-purpose concepts as upper ontologies. Many more domain-specific ontologies exist. One of the most successful ontolgoies is the gene ontology [2] , which addresses the need for consistent descriptions of gene products and their relationships across all species in bioinformatics. In ambient intelligence [10] , a research field of studying digital and proactive environment sensing to assist users in their daily lives, ontologies are used to model both environment context [21] and human behaviors [24] . In Robotics, KnowRob [28] is an influential ontology-based knowledge base for describing perception and actions of service robots. To the best of our knowledge, our work is the first attempt to apply ontology to the multiple domains related to DSL targeting HPC.
Some previous studies [32, 16, 5, 31, 27, 4] have explored using ontology to help develop domain specific languages for programming or modeling purposes. Most of these studies [27, 5] focus on domain analysis and/or language design, without discussion connections with implementation and optimizations aimed for performance. A notable study [5] compared ontology-based domain analysis with classic domain analysis using Feature-Oriented Domain Analysis (FODA). The authors also showed how ontology can be translated to DSL grammars. Others studied domain-specific modeling languages [31, 4] , not for programming languages. For example, Walter et. al. [32] relies on expressiveness of OWL2 and its reasoning facilities to check concept satisfiability and consistency of domain-specific modeling . Lortal et. al [16] propose to reuse the knowledge of a robotic ontology to develop robotics modeling languages. In contrast, our work focuses on using ontology to enchance DSL implementations for programming parallel computers. We use ontology to capture not only software domain semantics (knowledge), but also crucial hardware details. Our approach also defines how compilers and runtime systems can interact with an ontology-based knowledge base to facilitate DSL code generation and optimizations.
Numerous DSLs, including stencil DSLs, have been developed for HPC. We only name a few examples for brevity. The ExaSlang [25] is one of the DSLs in ExaStencil project [13] that focuses on highly scalable multigrid solvers. It uses high-level syntax to describe the algorithmic information in a multigrid computation. The optimizations for a ExaSlang program are part of the code generation pipeline and will not be directed by the high-level language. A customized Target Platform Description Language (TPDL) is used by ExaStencil to describe machine information. Halide [23] is a DSL designed to describe image processing pipelines. Users explicitly specify the pipelines using chains of functions. The Halide compiler uses an auto-tuning approach to retrieve an optimal scheduling and performs required optimizations. STELLA (STEncil Loop Language) [1] is a C++ domain specific embedded language designed to implement the different stencil motifs for structured grids used in the Consortium for Small-Scale Modeling (COSMO). STELLA abstracts the stencil formulation to allow users to write codes with good portability. Our work is unique in that we enhance DSL implementations by adding a formal and dedicated knowledge base to explicitly store multiple layers of information related to domains, programs, and hardware.
CONCLUSIONS
In this paper, we have presented a novel ontology-based knowledge representation and utilization approach to capture, share and use both software and hardware information needed to enable efficient domain-specific language implementations targeting high performance computing. Compared to traditional ad-hoc approaches using scattered, customized annotations and specifications, our approach is formal, uniform, standardized, reusable, extensible and scalable. The chosen modern ontology language, OWL, enables us to leverage a wide range of knowledge engineering, validating, and reasoning tools developed for OWL. Using a stencil DSL as an example, we have demonstrated how our approach can be used to model essential concepts and properties in multiple software and hardware domains. We also have shown how the resulting knowledge base can easily interact with human users and software agents (e.g. compilers) to acquire new knowledge and retrieve existing knowledge to facilitate DSL implementations.
